The main contribution of this work consists in showing the possibility to use the Cyclotene 4026-46 BCB (BenzoCycloButen) resin in thick layer to realize Deep Trench Termination (DT 2 ). The development of the DT 2 in power devices strongly depends on its reliability. 20 finite elements simulations were used to determinate the electrical characteristics after mechanical stresses created in the structure. It appears that void created inside the structure does not affect the structure's characteristic; however it changes when a quantity of charge was added at interface SiliconlBCB.
Introduction
Recently, deep trench structure has become one of the design options for semiconductor devices due to the advancement in the Micro Electro Mechanical Systems (MEMS) process technology [I] . The DT 2 was presented in 2009 [2] and then, several studies [I, 3] have proposed electrical improvements. Many studies demonstrate the possibility to use BCB passivation layers in Wafer Level Chip Scale Package (WLCSP) process [4] or use it in order to create moisture sensor [5] , but no reliability study has been done on power devices.
The first aim of this work is to study the reliability of a 1200 Volts Deep Trench Termination diode. DT 2 structure is one of the candidates for future high voltage power devices edge termination design for reducing the chip area and improves the reverse voltage. Then, in a second step, it will be interesting to avoid long sample preparation for optical analyses and to propose simulations in order to explain ageing phenomena. Indeed, it takes a lot of time to prepare samples for optical observations, due to the care needed to go through coating and polishing. Moreover, the water used for polishing may inflate the BCB volume and defects may appear which will not be the result of ageing. We propose to use finite elements simulation, to justify the electrical variations that can be observed after passive thermal ageing. Several degradations have been implemented in the simulated structure such as creating voids and adding traps to the interface between BCB and silicon.
Presentation of the Deep trench Termination structure
The top view schematic of the 1200V structure is presented in Figure I . -;,--v,t+ Optical observation does not highlight that peeling of the resin and silicon can explain these variations, and hence, more analyses are requested. Therefore, a simulation approach is proposed.
Thermal variations induce mechanical stress; so it is possible that a separation of materials along the Si/BCB interface and fixed charges appear.
ANSYS is used to localize the maximum stress in the structure after an increase in temperature and TCAD SENTAURUS is used to visualize the electrical characteristics after degradations created in the structure.
ANSYS simulations
First of all, using ANSYS Modeler software, a 3D structure of our chip composed of silicon, BCB and gold layers (see table I for material properties) was created. Due to the presence of two symmetries, the final structure is 1/4 of the initial structure, as shown in Figure 5 . This simplification was used to reduce the simulation time. The major part of the structure was meshed into rectangle elements except for the area near the curved lines where regular trapezia elements were used. The model loading was an isothermal temperature applied to the entire structure in order to obtain the mechanical stress distribution in the structure. Figure 7 show the mechanical stress distribution in the BCB and silicon after the thermal load. A logarithmic scale was used to obtain a visual distribution of those mechanical stresses. As expected, the most stressed areas for both materials are located near the BCB/silicon interface on the right angle edge. Indeed, from a geometrical point of view, this geometrical singularity, shown in Figure 7 , is the most complex part of the chip structure. Furthermore, the most stressed area of the gold layer is on top of this singularity and the interface BCB/silicon around the trench present high mechanical stress. FEM analysis has been useful to understand the behavior of the chip under thermal environment (l25°C and isotherm cases) and areas under important mechanical stress have been located on the interface BCB/silicon).
TCAD SENTAURUS simulations
The simulated structure is composed by two finite element cells, a base cell and the termination (Figure 8 ). In order to consider the real die, it is necessary to take into account the different surfaces for each cell. It is necessary to define the Area Factor for the base cell regardless of the termination one. Sentaurus Device is a single-device simulator, and a mixed-mode device and circuit simulator. A single device command file is defined through the mesh, contacts, physical models, and solve command specifications [6] . For a multi-device simulation, the command file must include specifications of the mesh (File section), contacts (Electrode section), and physical models (Physics section) for each device. A circuit netlist must be defined to connect the devices (  Figure 9 ), and solve commands.
Multiple Devices Figure 9 : multi device simulation and its circuit netlist.
Sentaurus Device also provides a number of compact models for use in mixed-mode; in this work Spice has been implemented for defmed the system of the circuit (Figure 10 At the interface Si/BCB, more precisely in internal interface of the termination (Area 1) and external interface of the termination (Area 2), a void with different width (Wv) has been created to observe its impact on the structure. Figure I I presents the reverse characteristics after created the void in different parts of the device. A same observation can also be obtained in Area 1 and Area 2 (Figure 8) .
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.s These figures exhibit that a separation at the interface does not affect the breakdown voltage. This is explained by the fact that the electric field is concentrated at the end of the field plate and does not make change in this region.
The insertion of a void in the structure at the interface Si/BCB modifies the distribution of potential lines due to the low permittivity of the void (Figure 12 ). This change creates a local increase of the electric field, but remains very low and has no impact in the breakdown voltage of the structure. Figure 13 presents the impact of the void created in the structure on electrical field along a horizontal cut line. It is interesting to observe that electrical field increases in the region near the void; however it has no effect in other regions, that confirms a separation at the interface does not affect the breakdown voltage.
A.2. Parasitic capacitance variation
When a reverse voltage is applied to a PN junction, the holes in the P-region are attracted to the anode terminal and electrons in the N-region are attracted to the cathode terminal. The resulting region contains almost no carrier, and is called the depletion region. The depletion region similarly acts to the dielectric of a capacitor, hence the creation of the capacity of the junction.
To check also the proper function of the structure, its capacitance is simulated. Figure 14 presents Figure 14 illustrates that the void created at the interface has no effect on the parasitic capacity. All components have parasitic capacitances as illustrated in Figure 15 . The different values of capacitance at -1000V have been calculated in order to decrease the junction capacitances:
It can be noticed that: CVoid « CBCB« Cj2« Cjl This result confirms that a vacuum created in the structure has no effect on the electrical characteristic of diode.
B. Charge interface insertion

B. 1. Breakdown voltage variations
Another type of degradation of the simulated structure is the insertion of charge in the interface Si/BCB. Figure 18 illustrates the I-V reverse characteristics with Si/BCB interface charge in Area I and Area 2. The breakdown voltage is modified by the insertion of charge interface in Area I, but it is not modified in Area 2. Holes insertion creates a virtual p + vertical doping area and increases the breakdown voltage; while electrons insertion creates a virtual N + vertical doping area decreases the breakdown voltage. Holes and electrons in Area 2 have not effect in electrical characterization, indeed there is no depletion in this area but charges could have an influence on dynamic behavior. Indeed holes insertion creates a virtual p + vertical doping area, so a new P"N horizontal junction as expressed in Figure 20 , and in this case the capacitance increases very fast, until the depletion region of the new junction is of maximum width. If it can be imagined that the diode capacitance can be likened to a parallel plate capacitor, then as the plate spacing (i.e. the depletion region width) increases, the capacitance should decrease. Thus, the junction has a variable capacitance that depends on the evolution of the voltage which is applied on it. It is shown that the holes insertion increases the breakdown voltage therefore increases the depletion region (Figure 22 ) which causes the decrease of its capacitance ( Figure 21) ; while electrons insertion decreases the breakdown voltage, therefore decreases the depletion region which causes the increase of its capacitance. It is observed that for negative charges (e-), the depletion region is smaller than for initial structure. This explains the capacitance rise for a same voltage. Furthermore, it seems the traps can be observed by a capacitance variation.
S.B.2. Parasitic capacitance variation
(a) (b) Figure 22 : distribution of potential lines in the structure with e-traps (a) and without traps (b).
Conclusion
This paper presents the possibility to use the BCB resin in thick layer to realize deep trench termination.
It can be observed that reverse characteristics changing after 50 hours of power cycling. Optical microscopy could not permit to observed structural modification in order to explain the electrical variations. Thus, TCAD software is used to correlate structural modification with electrical characteristics in order to confirm the presence of the structural modification by combined characteristics.
Delamination on the Si/BCB interface has no impact on the proper function of the interface can not be observed by electrical variation. Moreover, the increasing or the decreasing of the breakdown voltage can be explained by the appearance of a quantity of charge at this interface.
